Skip to content

Navigation Menu

Appearance settings

View all features
- BY COMPANY SIZE
  Enterprises
  Small and medium teams
  Startups
  Nonprofits
- BY USE CASE
  App Modernization
  DevSecOps
  DevOps
  CI/CD
  View all use cases
- BY INDUSTRY
  Healthcare
  Financial services
  Manufacturing
  Government
  View all industries
View all solutions
- EXPLORE BY TOPIC
  AI
  Software Development
  DevOps
  Security
  View all topics
- EXPLORE BY TYPE
  Customer stories
  Events & webinars
  Ebooks & reports
  Business insights
  GitHub Skills
- SUPPORT & SERVICES
  Documentation
  Customer support
  Community forum
  Trust center
  Partners
View all resources
- COMMUNITY
  GitHub SponsorsFund open source developers
- PROGRAMS
  Security Lab
  Maintainer Community
  GitHub Stars
  Archive Program
- REPOSITORIES
  Topics
  Trending
  Collections
- ENTERPRISE SOLUTIONS
  Enterprise platformAI-powered developer platform
- AVAILABLE ADD-ONS
  GitHub Advanced SecurityEnterprise-grade security features
  Copilot for BusinessEnterprise-grade AI features
  Premium SupportEnterprise-grade 24/7 support
Pricing

Appearance settings

You signed in with another tab or window. Reload to refresh your session. You signed out in another tab or window. Reload to refresh your session. You switched accounts on another tab or window. Reload to refresh your session.

Dismiss alert

Panda-Cores

panda-cores@protonmail.com

Overview
Repositories
Projects
Packages
People

More

Overview
Repositories
Projects
Packages
People

Pinned Loading

PandaZero PandaZero Public

A pipelined, in-order implementation of the RV32I ISA

SystemVerilog 8 1

Repositories

Loading

Type

Select type

All Public Sources Forks Archived Mirrors Templates

Language

Select language

All SystemVerilog

Sort

Select order

Last updated Name Stars

Showing 8 of 8 repositories

caches Public
simple WB cache, WorkInProgress

Panda-Cores/caches's past year of commit activity

SystemVerilog 0 0 0 0 Updated Aug 18, 2020
PandaZero Public
A pipelined, in-order implementation of the RV32I ISA

Panda-Cores/PandaZero's past year of commit activity

SystemVerilog 8 1 0 0 Updated Aug 9, 2020
gpio_module Public

Panda-Cores/gpio_module's past year of commit activity

SystemVerilog 0 0 0 0 Updated Aug 9, 2020
timer_module Public

Panda-Cores/timer_module's past year of commit activity

SystemVerilog 1 0 0 0 Updated Aug 9, 2020
wishbone Public

Panda-Cores/wishbone's past year of commit activity

SystemVerilog 2 0 0 0 Updated Aug 9, 2020
load_store_unit Public

Panda-Cores/load_store_unit's past year of commit activity

SystemVerilog 1 0 1 0 Updated Aug 4, 2020
debug_module Public

Panda-Cores/debug_module's past year of commit activity

SystemVerilog 1 0 1 0 Updated Aug 3, 2020
common Public archive

Panda-Cores/common's past year of commit activity

SystemVerilog 2 1 5 0 Updated Aug 3, 2020

People

Top languages

Loading…

Uh oh!

There was an error while loading. Please reload this page.

Most used topics

Loading…

Uh oh!

There was an error while loading. Please reload this page.

Footer

© 2026 GitHub, Inc.

Footer navigation

Terms
Privacy
Security
Status
Community
Docs
Contact

You can’t perform that action at this time.